Math - VLSI Design & Verification - Bangalore, Karnataka, India

Nandish Math

Bangalore, Karnataka, India


VLSI Design & Verification

  • Full time
  • Part time
  • One time
  • Contract
  • Temp


Experience Presently: SITAR-VLSI (Growell Hr. Solutions)
HDLs : Verilog and VHDL
HVL :System Verilog.
Verification Methodology :Coverage Driven Verification, Assertion based Verification.
EDA Tool :Modelsim and ISE
Domain:ASIC/FPGA Design Flow, Digital Design methodologies
Knowledge :RTL Coding, Simulation,Code Coverage, Functional Coverage, Synthesis.

Work History


Society for Integration Circuit and Applied Research(SITAR)

From January 2012

Qualifications & Certifications


Appa Institute of Engineering & Technology

Skillpages has been acquired by! is pioneering the way people find local services. Skillpages is the world’s premier directory of service providers.

Find out more

Are you sure that you want to leave?